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Leveraging Posit Arithmetic in Deep Neural Networks
by Raul Murillo Montero
The IEEE 754 Standard for Floating-Point Arithmetic has been for decades imple-
mented in the vast majority of modern computer systems to manipulate and com-
pute real numbers. Recently, John L. Gustafson introduced a new data type called
positTM to represent real numbers on computers. This emerging format was designed
with the aim of replacing IEEE 754 floating-point numbers by providing certain ad-
vantages over them, such as a larger dynamic range, higher accuracy, bitwise iden-
tical results across systems, or simpler hardware, among others. The interesting
properties of the posit format seem to be really useful under the scenario of deep
neural networks.
In this Master’s thesis, the properties of posit arithmetic are studied with the aim
of leveraging them for the training and inference of deep neural networks. For this
purpose, a framework for neural networks based on the posit format is developed.
The results show that posits can achieve similar accuracy results as floating-point
numbers with half of the bit width without modifications in the training and infer-
ence flows of deep neural networks. The hardware cost of the posit arithmetic units
needed for operating with neural networks (this is, additions and multiplications) is
also studied in this work, obtaining great improvements in terms of area and power
savings with respect state-of-the-art implementations.
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Máster en Ingeniería Informática
Aprovechando la Aritmética Posit en las Redes Neuronales Profundas
por Raul Murillo Montero
El estándar IEEE 754 para aritmética de coma flotante se ha implementado durante
décadas en la gran mayoría de los sistemas informáticos modernos para manipular y
calcular números reales. Recientemente, John L. Gustafson introdujo un nuevo tipo
de datos llamado positTM para representar números reales en computadores. Este
formato emergente fue diseñado con el objetivo de reemplazar a los números de
coma flotante IEEE 754 proporcionando ciertas ventajas sobre ellos, como un mayor
rango dinámico, mayor precisión, resultados idénticos bit a bit en todos los sistemas
o un hardware más simple, entre otras. Las interesantes propiedades del formato
posit parecen ser realmente útiles en el escenario de redes neuronales profundas.
En este trabajo de fin de máster se estudian las propiedades de la aritmética posit
con el fin de aprovecharlas para el entrenamiento e inferencia de redes neuronales
profundas. Para ello, se desarrolla un framework para redes neuronales basadas en
el formato posit. Los resultados muestran que los posits pueden lograr resultados
de precisión similares a los números en coma flotante con la mitad de la anchura
de bits sin modificaciones en los flujos de entrenamiento e inferencia de las redes
neuronales profundas. En este trabajo también se estudia el coste hardware de las
unidades aritméticas posit necesarias para operar con redes neuronales (es decir,
sumas y multiplicaciones), obteniendo grandes mejoras en términos de área y ahorro
de energía con respecto a las implementaciones del estado del arte.
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Throughout the history of mankind, there have been multiple numbering systems,
each with its own advantages and disadvantages. The Roman numerals, used for
more than twenty centuries throughout hole Europe, are a base-10 system that rep-
resents numbers by combinations of letters from the Latin alphabet. This format,
even providing a compact representation in some cases, is not easy to compute on,
and non-trivial calculations are usually performed using some mechanical device
such as an abacus. Probably due to this, Roman numerals were replaced by Arabic
numerals from the 15th century, relegating the former to aesthetic uses.
The Arabic numerals improved human interpretation and computation, but as
they are also a base-10 system, some problems arise when trying to adopt this system
in computers that use a binary system, that is, that use only two symbols: typically
“0” (zero) and “1” (one). As can be seen, building a good number system is not a
straightforward task.
Representing real numbers is even more challenging, especially in computers or
any device that can handle only discrete and finite information. In contrast with
integer numbers, which are a discrete set and so relatively easy to map a subset to
such a device, reals are a continuous set, and therefore no injective mapping exists to
represent a subset of them. The IEEE Standard for Floating-Point Arithmetic (IEEE
754) [1], [2] is the most common implementation that modern computing systems
have adopted. It defines several sizes and specifications of floating-point numbers.
However, multiple deficiencies in the IEEE 754 standard have been identified since
its adoption in 1985, such as subtractive cancellation, redundancy of NaNs, signed
zeros or inconsistency of results across machines due to the different rounding meth-
ods [3]. To address these shortcomings, in 2017 a new data type called a posit was
proposed as a direct drop-in replacement for IEEE 754 floating-point numbers [4].
Originally, floating-point arithmetic was intended for scientific applications, but
over the years, more and more applications require this type of computation, and
the vast majority of modern computers have a floating-point coprocessor. This has
also allowed the software to evolve, being able to be increasingly complex. Machine
learning, and in particular deep learning, are a set of Artificial Intelligence (AI) tech-
niques and algorithms that, in the last decade, have revolutionized several fields,
from computer vision, speech and language understanding, up to medicine, auto-
motive industry, and finance. For this reason, together with the promise to help in
the future challenges of our society, deep learning is taking on an increasingly impor-
tant role. The exceptional performance that this technology has achieved in recent
years has been possible, mainly due to the large increase in available datasets and
the computational resources to analyze them [5]. However, this trend of increasing
deep learning models runs up against the end of Moore’s law and Dennard scaling
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[6]. The estimate of Gordon Moore in the mid-1960s began to fail at the turn of the
century, and in recent years the gap between the number of transistors on a real chip
and that predicted by Moore has grown. In a similar manner, Dennard scaling began
to slow significantly in 2007 and faded to almost nothing by 2012.
It turns out that maintaining performance improvement nowadays to enable new
software capabilities, such as deep learning, is as important as challenging. An in-
teresting research direction in computer architecture is the use of Domain-Specific
Architectures (DSAs), a class of processors tailored for a specific domain or class
of applications. That is the case of Graphics Processing Units (GPUs), Field Pro-
grammable Gate Arrays (FPGAs) or even more specific Google’s Tensor Processing
Units (TPUs) [7]. DSAs (also called accelerators) are closely tailored to the needs of a
certain application and, thus, can achieve higher performance and greater energy ef-
ficiency than general-purpose CPUs. With respect to machine learning applications,
several recent works have demonstrated that the IEEE floating-point format is quite
inefficient for these tasks. As a consequence, both Google and Microsoft have devel-
oped their own alternative formats to IEEE floating point for their AI services, and
more efficient formats are required for these king of applications to run on mobile,
Internet of Things (IoT) or embedded devices. The interesting properties of posits
and their recent breakthroughs in this area make this format a suitable alternative
to the IEEE 754 standard for deep learning. A simple change to a new number sys-
tem might improve the scale and cost of these applications by orders of magnitude,
contributing this way to the machine learning revolution.
1.2 Objectives
The principal purpose of this Master’s thesis is to determine if posit arithmetic could
serve as a suitable replacement for the current IEEE 754 floating-point format in deep
learning applications. Such a goal might seem quite complex, so in this case it will be
interesting to apply the well-known divide-and-conquer strategy. Thus, this work
has the following specific objectives:
• To acquire a general knowledge of floating-point arithmetic.
• To understand the design of posit arithmetic, how it works and how it differs
from the floating-point standard.
• To explore the use of posit arithmetic in deep neural networks in both inference
and training stages, its benefits and drawbacks compared to the widely used
floating-point format.
• To design the minimum posit operators required to perform inference on deep
neural networks.
1.3 Document overview
This document is a faithful reflection of the research process carried out from the
very beginning. The rest of the document is structured as follows. Chapter 2 intro-
duces the necessary notions to understand this MSc thesis. It explains with detail
some basic concepts of computer arithmetic for real numbers, the posit format, its
properties and drawbacks. In Chapter 3 the focus is set to deep neural networks.
After a brief revision of concepts, it explains how posit arithmetic can be used, so
that its benefits can be exploited in this area. Chapter 4 deals with hardware design
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and implementation. Posit arithmetic units for addition/subtraction and multipli-
cation are proposed and compared with previous works. Finally, in Chapter 5 the
conclusions of this work are summarized and future lines of work are proposed.
1.4 Summary of contributions
This Master’s thesis shows several contributions to the development of posit arith-
metic and its application to deep learning.
First, posits were recently proposed (2017), and not many software tools that
implement this datatype are available. Such tools facilitate learning and research, so
they are essential for the development of this new format. In particular, there are no
previous open-source deep learning libraries based on posits, and the work in this
MSc thesis tries to fill this gap, as described in Chapter 3. As a result of this work, an
open-source posit-based framework for deep neural networks called Deep PeNSieve
has been implemented. Such a framework, licensed under the Apache License 2.0,
is included in the official Unum & Posit page as part of the software development
efforts1.
The development of posit arithmetic units is also in an early stage, with some
functional operators been presented so far, but still far away from floating-point
units, which are quite optimized through decades of research. In this line of re-
search and to contribute to the open-source hardware trend, the design of addition
and multiplication posit units detailed in Chapter 4 are integrated into FloPoCo, an
open-source command-line tool for generating floating-point (and now also posit)
cores for FPGAs (all rights reserved). In addition, FloPoCo generated instances are
publicly available under the GPL v3.0 license to facilitate its use and dissemination.
Experiments show an improvement in terms of area, power and energy with respect
to state-of-the-art works.
Below is the list of publications, arranged according to the order of appearance
in this MSc thesis:
• Chapter 3: Evaluation of Posit Arithmetic in Deep Neural Networks
– R. Murillo, A. A. Del Barrio, and G. Botella, “Deep PeNSieve: A deep
learning framework based on the posit number system”, Digital Signal
Processing: A Review Journal, vol. 102, p. 102 762, 2020. DOI: 10.1016/j.
dsp.2020.102762
– R. Murillo Montero, A. A. Del Barrio, and G. Botella, “Template-based
posit multiplication for training and inferring in neural networks”, arXiv
e-prints, 2019. arXiv: 1907.04091
• Chapter 4: Design and Implementation of Posit Arithmetic Units
– R. Murillo, A. A. Del Barrio, and G. Botella, “Customized Posit Adders
and Multipliers using the FloPoCo Core Generator”, in 2020 IEEE Interna-
tional Symposium on Circuits and Systems (ISCAS), IEEE, 2020, pp. 1–5. DOI:
10.1109/iscas45731.2020.9180771
• Other publications that are not included in this MSc thesis:
– R. Murillo, A. A. Del Barrio, and G. Botella, “La aritmética del futuro: Una
reflexión sobre los planes de estudio”, Enseñanza y Aprendizaje de Ingeniería
de Computadores, vol. 10, 2020. DOI: 10.30827/Digibug.64781
1posithub.org/docs/PDS/PositEffortsSurvey.html, as of January 10, 2021.
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Historically, Computer Arithmetic has been an essential branch of Computer Science
in general and of Computer Architecture in particular. However, in the last decade,
with the explosion of machine learning techniques and especially Neural Networks
(NNs), new arithmetic formats have entered the scene. In this chapter, the most
significant of these are reviewed, especially the posits, introduced in 2017 by John L.
Gustafson as a direct drop-in replacement for the IEEE 754 floating-point numbers.
One of the claims of posit arithmetic is that they provide higher accuracy than
IEEE Standard 754 floating-point numbers (floats). Consider for example the follow-













One can easily check that the answer of system (2.1) is x = −1, y = 2. Since the
system is 2× 2, the Cramer’s rule is a simple method for computing the solution.
In order to avoid rounding errors when converting the decimal numbers to binary


















The new system values can be accurately represented with double-precision IEEE
floats (64 bits), and the solution remains the same. Nevertheless, when performing
Cramer’s rule with double-precision IEEE floats the obtained result is x = 0, y = 2.
This terrible rounding error is produced due to an underflow on the x numerator
expression. It is necessary to use quadruple-precision IEEE floats (128 bits) for ob-
taining the exact answer. On the other hand, the same computation using 64-bit
posits, with 3 bits for the exponent, yields the correct solution. As can be seen, in
certain circumstances, high precision floats may be safely replaced by lower preci-
sion posits.
Section 2.1 revises some basic concepts from computer arithmetic, with an em-
phasis on the floating-point format and the IEEE 754 standard. Section 2.2 introduces
the preliminary idea of universal numbers that preceded the posit format. Section 2.3
describes in detail how this novel format encodes real values. Section 2.4 presents
some of the most interesting and useful properties of this novel format, while its
drawbacks are discussed in Section 2.5.
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2.1 Preliminaries in computer arithmetic
Computer arithmetic is a field of computer science that investigates how computers
should represent numbers and perform operations on them. All computer hard-
ware, and practically all software, performs arithmetic by representing every num-
ber as a fixed-length sequence of 1s and 0s, or bits. However, there are a few dif-
ferences when dealing with integers or real values in computers. Integers are often
represented as a single sequence of bits, each representing a different power of two,
with a single bit indicating the sign. Under this representation, integer arithmetic
operates according to the “normal” (or symbolic) rules of arithmetic. On the other
hand, there are multiple arithmetic formats for encoding real numbers in computers,
and this is the case in which this Master’s thesis will focus.
In scientific computing, most operations are on real numbers. There are two clas-
sical approaches to store real numbers (i.e., numbers with fractional component) in
modern computing. These are fixed-point arithmetic and floating-point arithmetic.
While the former of these formats can run on devices without the need for specific
hardware for decimal arithmetic, the latter has greater precision and computational
speed. In fact, floating-point arithmetic is ubiquitous in modern computing systems,
and the preferred way computers approximate real numbers.
2.1.1 Floating-point arithmetic
Floating-point numbers (often called floats), as in scientific notations, are represented
using an exponent (normally in base two) and a significand, except that this signifi-
cand has to fit on a certain amount of bits.
The representation of a float is similar in concept to scientific notation, and con-
sists of
• A signed number, referred to as the significand, mantissa, coefficient, or ambigu-
ously fraction. This number is encoded as a digit string of a given length.
• A signed integer exponent (normally in base two), which modifies the magni-
tude of the number.
To obtain the value of the floating-point number F, the significand or mantissa M
is multiplied by the base β raised to the power of the exponent E, as indicated by
Equation (2.3).
F = M× βE (2.3)
The way in which the significand (including its sign) and exponent are stored in
a computer is implementation-dependent, but it is quite common that the first bit
represents the sign, the next bits the exponent, and finally the significand.
The term floating point refers to the fact that a number’s radix point can “float”;
that is, it can be placed anywhere relative to the significant digits of the number, in
a similar way as in common scientific notation. A floating-point system can be used
to represent, with a fixed number of digits, numbers of different orders of magni-
tude, so it can be often found in systems which include very small and very large
real numbers. However, since it uses only a finite number of bits, not all numbers
can be represented under this format. Over the years, a variety of floating-point rep-
resentations have been used in computers, but in 1985, the IEEE 754 Standard for
Floating-Point Arithmetic was established. Since then, the most commonly encoun-
tered representations are those defined by the IEEE.
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2.1.2 The IEEE 754 standard for floating-point arithmetic
Some decades ago, issues like the length of the mantissa and the rounding behav-
ior of operations for floating-point numbers could differ between computer man-
ufacturers, and even between models from one manufacturer. Obviously, this led
to problems of portability and reproducibility of results. The IEEE Standard for
Floating-Point Arithmetic (IEEE 754) solved these shortcomings by providing defini-
tions for arithmetic formats, rounding schemes, operations, representation of special
numbers, and exception handling [1].
The original IEEE 754-1985, which is implemented in the vast majority of modern
computers, defines two basic formats, namely single (sometimes called float32 or
FP32) and double. Note that this nomenclature is frequently used in basic data types
from programming languages like C, C++ or Java. Representations of numbers in
these formats are encoded in k bits in the following three fields, as shown in Figure
2.1:
• 1-bit sign S
• w-bit biased exponent E = e + bias
• (t = p− 1)-bit trailing significand field digit string T = d1d2 . . . dp−1; the lead-
ing bit of the significand, d0, is implicitly encoded in the biased exponent E.
single: k = 32
double: k = 64
w = 8, bias = 127 t = 23
E TS
1 bit w bits t = p−1 bits
w = 11, bias = 1023 t = 52
(trailing significand field)(biased exponent)(sign)
FIGURE 2.1: Encoding of the binary floating-point formats
The value v of a floating-point number is inferred from the aforementioned fields
as follows:
a) If E = 2w − 1 and T 6= 0, then v is Not-a-Number (NaN), and d1 shall distin-
guish between qNaN (quiet) and sNaN (signaling).
b) If E = 2w − 1 and T = 0, then v = (−1)S × (+∞).
c) If 1 ≤ E ≤ 2w − 2, the value of the corresponding floating-point number is
v = (−1)S × 2E−bias × (1 + 21−p × T); thus normal numbers have an implicit
leading significand bit of 1.
d) If E = 0 and T 6= 0, the value of the corresponding floating-point number
is v = (−1)S × 2emin × (0 + 21−p × T), where emin = 1 − bias; this kind of
numbers are called subnormal or denormalized, and have an implicit leading
significand bit of 0.
e) If E = 0 and T = 0, then v = (−1)S × (+0) (that is, signed zero).
Note that this format represents signed infinity and zeros, and multiple NaN ex-
ceptions. Denormalized numbers are non-zero numbers with magnitude smaller
than the smallest normal number, and provide a gradual underflow, filling this gap
around zero in floating-point arithmetic.
The IEEE 754 original standard from 1985 has two revisions, one in 2008, which
extended the previous version with decimal floating-point arithmetic (radix 10), and
another in 2019, which is a minor revision of IEEE 754-2008.
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2.1.3 Other floating-point formats
In addition to the floating-point formats defined in the IEEE 754-1985, there are alter-
natives formats for floating-point computation. The revision of the standard (IEEE
754-2008), which renamed the previous single and double formats as binary32 and
binary64 (indicating the number of occupied bits in their names), included defi-
nitions for binary16 (also called half precision, float16 or FP16) and binary128 (or
quadruple precision). While the latter was designed for applications requiring re-
sults in higher than double precision, the former is intended for storage of floating-
point values in applications where higher precision is not essential, such as machine
learning. Thus, although implementations of the IEEE half-precision floating-point
are relatively new, another 16-bit floating-point formats have been designed. That is
the case of bfloat16 (Brain Floating Point), designed by Google [8], which also occu-
pies 16 bits in computer memory and is widely used for machine learning and NNs.
As depicted in Figure 2.2, this format is not so similar to binary16, but is a truncated
(16-bit) version of the 32-bit IEEE 754 single-precision floating-point format.
exponent (5 bits) significand (10 bits)sign
binary16
exponent (8 bits) significand (7 bits)sign
bfloat16
FIGURE 2.2: Layout of IEEE 754 half-precision and bfloat16 floating-
point formats
Other alternatives to IEEE 754-2008 compliant arithmetic developed in the last
years are Flexpoint, developed by Intel, High-Precision Anchored (HPA) numbers,
developed by ARM, NVIDIA TensorFloat, Microsoft Floating Point (MSFP), and
posit arithmetic, which is the focus of this MSc thesis. As can be seen, there is a
trend for leading companies in the sector to develop their own arithmetic formats,
most of them for use in deep learning applications, therefore replacing the floating-
point standard used until now.
2.2 Background: Type I and Type II unums
The concept of unum (universal number) was proposed by John L. Gustafson in [9]
as an alternative to the IEEE 754 arithmetic standard. This arithmetic format has
several forms.
The original “Type I” unum is a superset of IEEE 754 Standard floating-point
format. It uses a “ubit” at the end of the fraction to indicate whether the number
corresponds to an exact value or lies in an open interval. Type I unum takes defini-
tion of the sign, exponent and fraction bit fields from IEEE 754, but the last two have
variable-width. The bit lengths of such fields are indicated after the ubit. Although
this format provides a simpler way to express interval arithmetic, its variable length
demands extra management.
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The “Type II” unum [10] was designed to resolve some of the shortcomings that
Type I had, presenting a mathematical design based on the projective reals, but aban-
doning compatibility with the IEEE 754. This version has many ideal mathematical
properties, such as symmetrical distribution for negative and inverse values, but re-
lies on look-up tables for most operations. This limits the scalability to about 20 bits
or less. Furthermore, fused operations such as dot product, which is used in a vast
amount of applications, is quite expensive in this format. These drawbacks served as
motivation of a search for a new format that would keep many of the Type II unum
properties, but also be “hardware-friendly”, which means, easily implementable on
hardware.
2.3 The posit format
The “Type III” unum, better known as posit, as introduced by John L. Gustafson
in 2017 “as a direct drop-in replacement for IEEE 754 standard for floating-point
numbers” [4]. Posit numbers take the concept from the previous unum type while
relaxing the perfect symmetry condition in order to perform hardware computations
with similar logic to the existing floating-point format. In the case of posits, there are
no open intervals, but all bit patterns represent different real values. The alternative
to posits for interval arithmetic are called valids, but these latter are out of the scope
of this work.
s r ̅r r r r … e1 e2 e3 … ees f1 f2 f3 f4 f5 f6 …
0…es
n
Sign Regime Exponent Fraction
FIGURE 2.3: Layout of an Posit〈n, es〉 number
A posit format is defined as a tuple 〈n, es〉, where n is the total bitwidth and es is
the maximum number of bits reserved for the exponent field. As Figure 2.3 shows,
a Posit〈n, es〉 is encoded with four fields:
• Sign. As for floats or signed integers, the first bit stands for the sign: 0 for posi-
tive numbers, 1 for negative numbers. In the negative case, the 2’s complement
of the remaining bits must be taken to extract the following fields correctly.
• Regime. This field is unique to this number format. The regime consists of
a sequence of m identical bits r terminated either with the negation of such
value (1 − r = r), as depicted in Figure 2.3, or with the least significant bit
of the posit. This sequence encodes the scaling factor k, given by conditional
Equation (2.4). For example, when the regime is 4-bits, pattern 1110 encodes
k = 2, while 0001 stands for k = −3.
k =
{
−m if r = 0
m− 1 if r = 1
(2.4)
• Exponent. The following es bits encode another scaling factor e. Unlike with
floats, the exponent is unbiased. As the length of the regime field is variable,
there exists the possibility that some exponent bits (or even all of them) are
shifted out of the bit-string. In such case, missing bits are considered as 0.
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• Fraction. The remaining bits after the exponent correspond to the fraction
field, and they represent the fraction value f . This is similar as in the floats
case, whit the only difference that the hidden bit is always 1, so denormalized
numbers do not exist in the posit format. The value f is obtained from the
unsigned integer represented by this field, so that 0 ≤ f < 1.
There are only two posit exception values: 0 (all 0 bits) and ±∞ (1 followed by all 0
bits). For the rest of bit strings, the real value X of a generic Posit〈n, es〉 is expressed
by Equation (2.5),
X = (−1)s × useedk × 2e × (1 + f ), (2.5)
where useed = 22
es
.
The main differences with the IEEE standard for floating-point numbers are the
utilization of an unsigned and unbiased exponent, if there exists such exponent field,
the fraction hidden bit which is always 1, so there are no denormalized numbers in
posit arithmetic, and the existence of the regime field. This variable size field allows
to have more fraction bits for small values, increasing the precision at that range,
while increasing the exponent for larger quantities, at the cost of loosing some pre-
cision. As can be seen in Table 2.1, posits with similar precision (number of sigifi-
cand bits) at 1 as IEEE floats provide a larger dynamic range1. It is noteworthy that,
while the new regime field provides important scaling capabilities that improve the
dynamic range of posits, detecting the resulting varying-sized fields adds an extra
hardware overhead.
TABLE 2.1: Float and posit dynamic ranges for the same number of
bits
IEEE Float Posit
Bits Exp. size Dynamic Range Precision es Value Dynamic Range Precision
16 5 12.04 10 1 16.86 12
32 8 83.39 23 3 144.49 26
64 11 631.56 52 5 1194.49 56
128 15 9897.26 112 8 19420.05 117
2.4 Properties of the posit number system
The Posit Number System (PNS) provides compelling advantages over IEEE 754
floating-point numbers. Such advantages range from a more elegant design (in a
mathematical sense) to mechanisms that reduce the rounding error in calculations.
Below, the properties that make posits a great alternative to floats are presented.
2.4.1 Zero, infinite and NaN
As can be seen, posit numbers are coded in a similar manner as floats are, that is, a
sign bit followed by the exponent of a scaling factor and a few fraction bits at the end.
However, posit format allows a single representation for zero value, with all bits set
to 0, in contrast with floating-point format, which presents positive and negative
1The dynamic range of a number system is the log base 10 of the ratio of the largest to smallest
representable numbers.
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zero values, depending on the sign bit. The corresponding bit pattern for negative
zero in floating point, that is, a 1 bit preceded by all 0 bits, is used in posit format
to represent the exception value ±∞, also called Not-a-Real (NaR). Floats present
two different representations for positive and negative infinities, again according
to the sign bit. In addition, the IEEE 754 format provides Not-a-Number (NaN)
exceptions, which are not the same as infinity, although both are typically handled
as special cases. In the IEEE floating-point standard, bit strings with all the exponent
bits set to 1 represent a NaN. Just the first fraction bit is used to determine the type
of NaN, while the rest of bits are often ignored in applications. Posit format solves
this shortcoming by a single exception value. This allows not only to represent more
values with the same number of bits, but to tremendously simplify the exception
handling when designing posit units. This value is returned as a result of any invalid
operation such as a zero division or the square root of a negative number. In fact,
in the posit format there is no need for infinite values to handle arithmetic overflow
since this format does not overflow or underflow, in such corner cases it just returns
the maximum or minimum representable value, respectively.
2.4.2 Visualizing posits as projective reals
Posits were created as a modification of Type II unum to be more similar to the
floating-point numbers. Therefore, posit format inherits one of the concepts of the
previous unum type, the design based on the projective reals. Posits can be mapped
into the real projective line2 as depicted in Figure 2.4, which helps visualizing and
understanding this novel format. Apart from the elegant mathematical design, these
geometric representations reveal some of the properties of the posit format.
• As mentioned earlier, and in contrast with the IEEE 754 standard, posits have
a single representation of the 0 and NaR values, and the latter is the only ex-
ception value used in this format.
• Posit numbers with their corresponding bit strings form a totally ordered set.
As there are no two posit numbers with the same bit representation, it is a
strict total order relation. Thanks to this property, posit comparison can be
done as a signed integers operation. Again, this is not possible in the case of
floats, where different bit string may represent the same real value (0 = −0)
and negative numbers are not encoded in 2’s complement.
• For every posit configuration, about half of the representable values concen-
trate in the interval [−1, 1]. This makes posit values to follow a normal distri-
bution centered at 0, the so-called tapered precision. This is shown in Figure
2.5. For this reason, posits present a higher accuracy in that interval, where
take place most of the computations from many different areas, such as deep
learning, digital signal processing or numerical analysis.
2.4.3 Overflow, underflow and rounding
As mentioned earlier, in posit arithmetic there are no overflow to NaR and under-
flow to 0 phenomena. When the result of an operation is greater (respectively lower)
than the maximum (respectively minimum) representable posit number, the result is
rounded to that extreme value. For all other cases where a real number is not exactly
2In geometry, a real projective line is an extension of the usual concept of line that incorporates a
point at infinity; i.e., the one-point compactification of R.











































































































































































































































































FIGURE 2.5: Histogram of representable values for Posit〈16, 1〉
representable in a posit format, the standard specifies the use of the round-to-nearest-
even scheme, i.e., if two posits are equally near, take the one with binary encoding
ending in 0. This ensures obtaining bitwise identical results across systems, which
is not possible in the IEEE 754 since it defines up to five different rounding rules.
2.4.4 Fused operations and quire
In computer arithmetic, performing any operation the result if often rounded to fit
in the original format. This may cause that computations involving two or more op-
erations lose accuracy due to rounding of intermediate results. In order to avoid this
problem, the rounding could be deferred until the last operation in computations
that involve more than one operation. These are known as fused operations. The most
common operation of this kind is the fused multiply-add (FMA), which computes
the product of two numbers and adds the result to a third number in one step, with
a single rounding. The FMA can speed up and improve the accuracy of many com-
putations that involve the accumulation of products, such as dot products, matrix
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multiplications or convolutions [11]. It was not until the revision of the IEEE 754
standard in 2008 [2], that the standard included the FMA operation in its require-
ments. According to the posit standard [12], fused expressions must be distinct from
non-fused expressions in source code. For performing fused operations, the posit
format introduces the concept of quire: a fixed-point format capable of storing exact
sums and differences of products of posits. For each posit precision, there is also a
quire format of precision depending on n and es parameters, as shown in Table 2.2.
Thus, it is possible to consecutively add or subtract products of two posits without
rounding or overflow. In contrast with previous accumulators, such as the Kulisch
accumulator [13] the quire must be accessible to the programmer, so it might be pos-
sible to perform load/store and basic arithmetic (addition/subtraction) operations
on it.
TABLE 2.2: Quire size for the different posit configurations
Posit〈n, es〉 〈8, 0〉 〈16, 1〉 〈32, 2〉 〈64, 3〉 〈128, 4〉
Quire size (bits) 64 256 512 2048 8192
2.4.5 Fast and approximate operations
The lack of fixed-length fields in the posit format hinders the decoding stage that pre-
cedes the core of each operation, in contrast with floating-point numbers. However,
in addition to the properties already mentioned, there exist multiple operations that,
under certain circumstances, can be done at bit level, without decoding the posit
numbers [14]. Although some of such operations are approximations of complex
functions, the results are quite similar to the original functions, and the reduction in
time and resources is significant (just an ALU is enough for majority of cases). While
it might be necessary to evaluate each application to decide if this approach provides
a good trade-off, posits might be a suitable alternative for low-requirements devices
running error-tolerant applications, such as embedded and IoT devices designed for
AI and edge computing.
Some of the following operations are only valid for posit configurations with
es = 0. In such case, Equation (2.5) can be written as X = (−1)s × 2k × (1 + f ).
Twice and half approximate operators
For any Posit〈n, 0〉, the double of its value (2X) can be extremely well approximated
without performing a common multiplication, which usually implies decoding the
regime and fraction fields. Instead, for a posit bitstring p representing the real value
X, it results that
2X ≈

p 1 if |X| ≤ 0.5
p⊕ (3 (n− 3)) if 0.5 < |X| < 1
((signmask ∧ p) ∨ (p 1))⊕ (1 (n− 2)) if |X| ≥ 1
(2.6)
where p  k represents a logical shift of bitstring p by k bits to the left (or to the
right, if , not preserving the sign bit in this case), ⊕ stands for bitwise xor, and
signmask is a bit mask for the posit sign, i.e., 10...0. As mentioned before, the
result of this approximation is quite similar to the exact double value obtained by
multiplication algorithm. In fact, Equation (2.6) returns the exact value for the first
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two cases, where |X| < 1, and only fails when X is the maximum representable
value (returning NaR) and on the third case by a posit away, when the rounding
rules increment the final answer by 1. Thus, the approximated Equation (2.6) can
be slightly modified, adding 1 in the third case when posit p has the two rightmost
bits equal to 1, to provide a fast way to compute the exact double value of a posit.
Although it might seem difficult to distinguish between the cases in Equation (2.6),
for Posit〈n, 0〉 configurations it just consists in comparing the first three bits, if they
are all equal, then the first case should be applied, when just the first two match, it
corresponds to the second case, otherwise third case corresponds.
Analogously, it is possible to approximate with almost no error the half of a given
value (X/2) by bit-level operations:
X/2 ≈

(signmask ∧ p) ∨ (p 1) if |X| ≤ 1
p⊕ (3 (n− 3)) if 1 < |X| < 2
(p⊕ (1 (n− 2))) 1 if |X| ≥ 2
(2.7)
In a similar manner as with the double operator approximation, Equation (2.7) only
produces incorrect results in the first case (just by a posit away) and for the minimum
representable values. Therefore, one can obtain the exact half value of almost any
posit p from (2.7) by adding one to the result when |X| ≤ 1 and the two rightmost
bits of p are equal to 1.
Complement modulo 1
For any Posit〈n, 0〉 between 0 and 1, that is X ∈ [0, 1], its complementary value in
that range (1− X) can be obtained by
1− X = (1 (n− 2))− p, (2.8)
where p is the posit bitstring representing value X, so Equation (2.8) can be com-
puted as for integer arithmetic.
Fast reciprocal operator
The multiplicative inverse of a posit value (1/X) can be approximated by
1/X ≈ (p⊕¬signmask) + 1, (2.9)
where ¬ stands for bit negation. The approximated result from Equation (2.9) is
quite close to exact reciprocal value, as depicted in Figure 2.6.
Fast sigmoid activation function
The sigmoid function, σ(x) = 1/(1 + exp(−x), is one of the most commonly non-
linear activation functions used in NNs. This function, as explained in [4], can be
approximated with posits having es = 0 in a manner that avoids division and expo-
nential operations, as Equation (2.10) shows.
σ(X) ≈ (p⊕ signmask) 2 (2.10)
As can be seen in Figure 2.7, larger errors are far away from the critical region x = 0.
The approximated sigmoid function can be used in combination with fast approxi-
mated operators of posit arithmetic seen before for other activation functions.
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FIGURE 2.6: Fast reciprocal approximation function for different posit
formats








FIGURE 2.7: Comparison between exact and approximated versions
of the sigmoid function using Posit〈8, 0〉
Fast extended linear unit
The extended linear unit (ELU) is another activation function that provides even
better results than common rectified linear unit (ReLU) [15]. With α > 0, the ELU
function is defined by Equation (2.11).
ELU(x) =
{
x if x >= 0
α(exp(x)− 1) if x < 0
(2.11)
For the particular case of α = 1, one can check that the negative part of the function
can be rewritten as a linear combination of the sigmoid, as shown in Equation (2.12).






Therefore, the ELU function can approximated by using all the previous fast ap-
proximation functions. As can be seen in Figure 2.8a, the fast approximated values
are really close to the real ones.
16 Chapter 2. Posit Arithmetic

























FIGURE 2.8: Comparison between exact and approximated versions
of activation functions using Posit〈8, 0〉
Fast hyperbolic tangent
The hyperbolic tangent is another well-known activation function for NNs. Since
the logistic sigmoid function is symmetric around the origin and returns a value in
range [0, 1], one can write 1 − σ(x) = σ(−x). Now, the expression of hyperbolic
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In order to use the previous approximated functions, one must ensure that the nec-
essary conditions are satisfied. One can see that, in general, the value obtained from
2σ(2x) is not in the unit interval. However, it is if x ≤ 0, so for those values, it fol-
lows from Equation (2.13) that the hyperbolic tangent function can be approximated
from a linear combination of the approximated sigmoid function, the twice and the
one’s complement operators. Finally, thanks to the the antisymmetry of the tanh
function, this reasoning can be extended to positive values, as Figure 2.8b shows.
2.5 Drawbacks of the posit format
Although multiple advantages of the posit format have been shown so far, there
are a number of disadvantages with respect to other traditional decimal arithmetic
formats such as floating point and fixed point.
The main problem associated with this format is the run-time variable-length
regime field. Since it does not have a fixed length, as the exponent does in the
floating-point format, it is not possible to decode the fields of a posit number in
parallel, as is the case with the IEEE 754 format. This implies certain overhead from
the point of view of hardware design. However, the proponents of this format claim
that the fact that posits with fewer bits present similar precision as floating-point
numbers compensates for this drawback.
Besides, there are certain domain-specific problems, such as particle physics sim-
ulation, where posits provide worst results than floats, mainly due to the error from
computations based on physical constants [16]. Posits have higher accuracy than
floats on an interval around 0, but lower outside it, and many common values used
in physics, such as Plank and Boltzmann constants, Avogadro number or the speed
of light are outside that interval. A possible solution to this could be to scale the
entire calculation by the physical constant, or to do calculations with logarithms.
Finally, the cost of hardware development for the posit format, together with
the lack of software and compilation tools, slow down the research of this numeric
format, and makes it difficult to assess its progress.

3 | Evaluation of Posit Arithmetic
in Deep Neural Networks1
In Section 2.4, many interesting properties of posits that can be exploited in the area
of Deep Neural Networks (DNNs) were presented. In this chapter, this idea is car-
ried out to check the benefits of the posit format. After a brief introduction to DNNs,
experiments on training and low precision inference are presented. The performance
of different posit formats is compared with the baseline floats on multiple networks
and datasets. For this purpose, a deep learning framework based on the PNS has
been developed.
Section 3.1 presents the most relevant concepts of DNNs, including convolu-
tional networks, which are one of the most used techniques in modern computer
vision. In Section 3.2 the state of the art in posit arithmetic and its applications in
NNs are revised. The developed framework to run the experiments using posits is
explained in detail in Section 3.3. Finally, Section 3.4 details the multiple experiments
carried out, as well as the results and conclusions obtained from them.
3.1 Background on deep neural networks
Within the broad field of AI is a large subfield called machine learning, which stud-
ies how to give computers the ability to learn without being explicitly programmed.
That means this kind of programs, once created and after a process called training,
will be able to learn how to do some intelligent activities outside the notion of pro-
gramming [18].
Within the machine learning field, deep learning is a set of brain-inspired meth-
ods and algorithms that tries to learn representations of data with multiple levels of
abstraction through models composed of multiple layers of processing called deep
neural networks or DNNs [19]. These methods have dramatically improved the
state of the art in speech recognition, visual object recognition, object detection, and
many other domains such as drug discovery and genomics. Typically, deep learning
tasks are computationally expensive, specially during the training phase, which re-
quires substantial energy consumption. In fact, GPUs have been the key component
for much DNN processing in the last decade, and there is an increasingly interest
in providing more specialized acceleration of the DNN computation [6], [7], [18].
This, together with the new trends of the IoT and edge computing, gives rise to a
paradigm shift in which small data processors are incorporated into the sensors, so
that the “intelligent” devices themselves are the ones responsible for generating re-
sponses (almost immediately) to the events produced. It is for this reason that large
1The content of this chapter is originally published in Digital Signal Processing: A Review Journal
[17]. The manuscript has been reformatted for inclusion in this MSc thesis.
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companies in the hardware industry such as Nvidia or Intel are investing in pow-
erful embedded High-Performance Computing (eHPC) platforms that allow accel-
eration of neural networks in real-time IoT devices such as drones or autonomous
vehicles [20].
3.1.1 Neural networks
Artificial neural networks, or NNs, take their inspiration from how the brain works.
It is generally believed that the main computational element of the brain is the neu-
ron. Each neuron accepts signals as inputs, performs a computation on those signals,
and generates an output signal as response. These signals are referred to as activa-
tions. The input activations are scaled by a factor, which is known as weight, and
the way the brain is believed to learn is through changes to these weights. This
computation is emulated in artificial neurons, the basic building-blocks for artificial
neural networks. Figure 3.1 illustrates how these neurons work, they compute the
output activation y as a weighted sum of the input activations xi and the weights wi
plus a bias b and passing the result through a nonlinear function f (·), referred to as
activation function.






FIGURE 3.1: Operation of an artificial neuron
The simplest NNs are made up of several layers, which in turn consist of dif-
ferent number of artificial neurons, as shown in Figure 3.2. These are also known
as feedforward networks. The neurons in the input layer receive some values and
propagate them to the neurons in the middle layer of the network, which is also fre-
quently called a “hidden layer”. In a similar manner, the weighted sums from the
hidden layer are propagated to the output layer, which presents the final outputs of
the networks, for example, as probabilities for each of several categories.
As can be seen, this kind of networks propagate the output of each layer to the
input of the following. This is the reason that each neuron does not just output a
weighted sum, but applies a nonlinear activation function to it, since the computa-
tion obtained from a sequence of neurons would then be a simple linear algebra op-
eration. Currently, the most popular nonlinear function is the Rectified Linear Unit
(ReLU), which is simply the half-wave rectifier f (z) = max(z, 0), although there are
many others, such as the sigmoid or the hyperbolic tangent, discussed in Section 2.4.
3.1.2 Deep neural networks
Within the domain of neural networks, there is an area called deep learning, in which
the networks have more than three layers, i.e., more than one hidden layer. These
kind of networks are frequently called deep neural networks or DNNs. Nowadays,










yj = f( ∑i wij × xi + bj ) zk = f( ∑j wjk × yj + bk )
FIGURE 3.2: Simple neural network diagram
the typical number of network layers used in deep learning ranges from five to more
than a thousand [21].
DNNs can have a huge number of neurons, so calculating the weights by hand
would be impractical. For this reason, in the mid-1980s, after seeing those multi-
layer architectures could be trained by descending the gradient, a process based on
the chain rule for derivatives called backpropagation was proposed [22]. This algo-
rithm allows recalculating each one of the weights that are used in each neuron in
an iterative way, which is known as the training phase of the neural network. Once
trained, the network can compute an output value using the weights determined
during the training process, without recalculating them. This is referred as the infer-
ence or prediction phase. The backpropagation computation is, in fact, very similar
in form to the computation used for inference, but the former has higher require-
ments, since it is necessary to preserve intermediate outputs of the network and
generally with higher precision [23], [24].
As can be seen, the operations of every single neuron mainly consist of weighted
sums, and therefore, when thousands of them are stacked in multiple layers to form
DNNs, it is clear that DNN computation is mostly matrix multiplications. For this
reason, it is quite common to use parallelizaton techniques such as SIMD or SIMT
and accelerators like GPUs that optimize for matrix multiplications.
Depending on the application, DNNs come in a wide variety of shapes and sizes.
The aforementioned feedforward networks are probably the simplest kind of net-
works, where all of the computation is performed as a sequence of operations on the
outputs of a previous layer. An alternative to this are recurrent neural networks, in
which some intermediate values are stored internally and used as inputs to other op-
erations in conjunction with the processing of a later input. The layers that compose
the DNNs can also be of different kinds. In an fully connected (FC) layer, all output
activations are composed of a weighted sum of all input activations, as hidden layer
in Figure 3.2. If not all the connections between the activations are present, the layer
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is called sparsely connected. In addition to FC layers, various kinds of layers can be
found in a DNN such as the aforementioned nonlinearity, convolutional and pooling
(which will be explained in next section) and normalization.
3.1.3 Convolutional neural networks
Nowadays, one of the most common techniques in deep learning is the use of Con-
volutional Neural Networks (CNNs) [25], [26]. These networks have shown excep-
tional inference performance when trained with large amounts of data, and, in fact,
problems where humans used to perform better than machines, such as image clas-
sification, can now be solved with such methods, outperforming human accuracy.
CNNs are designed to process data given in the form of multidimensional vectors
(or tensors), so they are especially useful in tasks such as computer vision, classifica-
tion and segmentation of videos and images or audio signal and speech recognition.
The typical architecture of a CNN is structured as a series of stages. The first
stages, called feature extraction, are made up of two types of layers: convolutional
layers and pooling layers. These stages are stacked, followed by FC layers, which
fulfill the classification function.
The convolutional layer is the central building block of a CNN. The units in a con-
volutional layer are organized into high-dimensional convolutions, each of which is
made up of a small set of weights called filters or kernels that span across the total
depth of the input activations or feature maps, each of which is called a channel. In
the forward (or inference) step of a convolutional layer, these kernels perform the








where XL+1j is the j-th output feature map of the current layer L, which is computed
as the sum of products of the kernels Kij and the input feature map XLi obtained
from previous layer, then adding the bias bj, and finally applying the non-linear ac-
tivation function g. Mathematically, the operation performed by a filter is a discrete
convolution, hence the name. Figure 3.3 illustrates this operation for the case where
the input feature map is an RGB color image (thus, it will contain three channels that
correspond to the red, green, and blue components).
While the function of the convolutional layers is to extract the local characteris-
tics of the previous layer, the pooling layers are used to merge semantically similar
characteristics into one, as a non-linear compression. The compression or pooling
operation is specified (rather than learned) and applied as a filter to feature maps,
usually with a size smaller than those maps. The two most common functions in
pooling operations are:
• Average Pooling: Calculate the average value for each patch on the feature
map.
• Maximum Pooling (or Max Pooling): Calculate the maximum value for each
patch of the feature map.
Pooling layers reduce the dimension of feature maps and are often stacked just after
convolution layers.
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FIGURE 3.3: Convolution operation in a CNN
3.2 Related work
Since introduction of posits in 2017, multiple works have explored the benefits of
this novel format against the standard floating point, and most of them focusing on
NNs. The main problematic with posits is that there is currently no available hard-
ware support for this format, and majority of works perform arithmetic operations
via software emulation. In [27], J. Johnson designed an arithmetic unit for combin-
ing posit addition together with logarithmic multiplication [28], [29] for performing
CNN inferences, but just in simulation. Other studies tackling the inference stage of
CNNs are performed in [30]–[33]. Authors in [30], [31] employed a posit DNN ac-
celerator to represent weights and activations combined with an FPGA-based soft-
core for 8-bit posit FMA operations. They demonstrated that 8-bit posits outperform
both 8-bit fixed-point and floating-point numbers on low-dimensional datasets. This
work was later extended in [32], [33]. In all these works, the training stage is per-
formed in floating point, while the inference stage is performed in low-precision
24 Chapter 3. Evaluation of Posit Arithmetic in Deep Neural Networks
posit format.
In order to avoid this conversion and show the whole potential of posits, it would
be desirable to perform training using posit format. So far today, only few recent
works [34]–[37] perform this phase entirely with posits. Nonetheless, [37] relies on
32-bit floats for initial warm-up training, while the others just deal with feedforward
neural networks, which are simpler than CNNs.
This work presents Deep PeNSieve, a framework to entirely train DNNs using
posits during the whole process, and besides, to perform low-precision inference
with 8-bit posits. To the best of my knowledge, this is the first work proposing
the training of CNNs entirely using the PNS. Furthermore, the CIFAR-10 dataset
will be evaluated as well, which is more complex than the datasets studied in the
aforementioned works.
3.3 The framework: Deep PeNSieve
In this work, a novel posit-based framework for DNNs called Deep PeNSieve is
proposed. This framework allows to entirely perform both training and inference
of deep neural networks employing the PNS. Trained models are saved preserving
the format in order to perform inference with the same or even lower precision.
As already mentioned, posits possess interesting properties that may be exploited
particularly in the DNNs domain.
Deep PeNSieve is build on top of the well known machine learning framework
TensorFlow [38], which implements all the functionality necessary to develop NN
models, such as different layers, forward and backward algorithms, optimizers, etc.
The posit number format is extended to this framework via software emulation. For
the quire support of the framework (only for the inference stage), Deep PeNSieve
relies on the SoftPosit library, and implements the rest of algorithms necessary for
inference. Therefore, the whole framework is written in Python programming lan-
guage. Let us now describe in detail how training and inference are performed.
3.3.1 Training interface
The training flow of the proposed framework is depicted in Figure 3.4. Red boxes
represent input data, including hyperparameters, while the blue boxes correspond
with the functionalities performed by the TensorFlow framework. In the first place,
it must be noted that all the inputs of networks must be in posit format and, there-
fore, the outputs will be in such format too. When creating a new DNN (which
may include convolutional and fully-connected layers, but not only), all the hyper-
parameters are initialized employing the posit format. To train the model, in this
case using the Adam method [39] (but any other optimizer like SGD, Momentum
or Nesterov could be selected), the optimizer parameters must be also converted to
the posit format. At the time the network is generated using only posits with the
selected 〈n, es〉 configuration, it is trained as usual, with the single difference that all
computations are performed with posit numbers, which allows us to evaluate the
true performance of such format in this task. In this manner, the trained parame-
ters and models are saved to perform the inference stage with the same or lower
precision.
Finally, it is interesting to point that Deep PeNSieve performs posit number com-
putations via software emulation, which provokes an overhead regarding the base-
line single-precision floating-point (float32) training cases. Therefore, comparing





















FIGURE 3.4: Illustration of the training flow of the proposed frame-
work
training times between different numeric formats is beyond the scope of this work,
as the lack of dedicated hardware is a further handicap for the PNS.
3.3.2 Low precision posits for inference
Post-training quantization is a widely used conversion technique consisting of stor-
ing tensors at a lower bitwidth and which can reduce the model size while also im-
proving latency, with little degradation in model accuracy. Typical lower-precision
numerical formats used in quantization are 8-bit integers (INT8) [40], half-precision
floating-point format [23] and brain floating-point format (bfloat16 or BF16) [8].
Nonetheless, the majority of literature on neural network quantization involves ei-
ther training from scratch [23], [41] or fine-tuning the pre-trained models [40], [42].
Deep PeNSieve allows post-training Posit〈8, 0〉 quantization. The stored model
can be converted to a low precision one by keeping the model architecture and con-
verting the original parameters to Posit〈8, 0〉 format so that the operations of the
model are virtually not changed, only the data format. The proposed solution con-
sists in performing a linear quantization of model parameters to lower posit preci-
sion format as (3.2) shows.
x̃ = round(clip(x, minpos, maxpos)) , (3.2)
where x is the original value, round() performs rounding according to selected pre-
cision, minpos = useed2−n is the smallest nonzero value expressible as a posit in such
precision, maxpos = useedn−2 is, analogously, the largest real value expressible as a
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posit and function clip is defined by (3.3).
clip(x, minpos, maxpos) =

sign(x)×maxpos if |x| > maxpos
sign(x)×minpos if |x| < minpos
x otherwise
(3.3)
It is worthy to note that posit arithmetic does not underflow or overflow, and clip-
ping posits should be implicitly made by either hardware or software. Eventually,
note that it is not needed to quantize activations since only precision is reduced,
while arithmetic is maintained. This is an advantage in contrast with classical quan-
tization processes: when quantizing floating-point models to 8-bit precision, the dy-
namic range of unbounded activations, such as ReLU, needs to be calculated using
calibration data [40].
3.3.3 Fused dot product approach
The current trend when quantizing a trained neural network is using INT8 as low
precision format. However, arithmetic operations in quantized neural networks us-
ing 8-bit integers requires INT16 or INT32 in practice, since INT8 can barely hold
the result of certain operations such as multiplication and addition. In particular,
General Matrix Multiply (GEMM), which is the core operation of NNs, involves lots
of multiplications and additions and many deep learning frameworks use 32-bit ac-
cumulators for intermediate results [40]. Furthermore, novel techniques for training
DNNs with low precision arithmetic [24], [43] make use of higher (16 or 32) bitwidth
accumulators to maintain model accuracy across GEMM functions during forward
and backward passes. This suggests that quantized 8-bit posit models would require
an additional structure to preserve accuracy. As it has been mentioned, the quire reg-
ister is an accumulator included in the draft posit standard [12] specially designed
for fused operations. Therefore, it would be interesting to use the quire for the fused
dot product operations of GEMM for both convolutional and fully connected layers
of 8-bit posit neural networks.
For that purpose, the internal structure of such layers must be modified, so that
the GEMM function is performed with the fused dot product. Although the Tensor-
Flow framework provides useful tools for designing and training NNs, posit fused
operations are unsupported at the moment of writing. The SoftPosit2 reference li-
brary, however, includes posit fused operations employing quire accumulator. It is
necessary to re-implement the same network architecture with this library accord-
ingly for post-training quantization using Posit〈8, 0〉with quire. In particular, for an
8-bit length posit, the draft standard specifies that the size of the quire is 32 bits. Fig-
ure 3.5 shows how, for a given layer L, the GEMM functions are implemented using
the quire during the forward stage and, for the sake of completeness, Algorithm 1
describes this kernel modification using a single quire accumulator. Note how the
intermediate results are stored in a quire, so just one rounding is performed at the
end of each computation.
The GEMM function is inherited in fully connected layers, but not so for the con-
volutions. The convolutional layers are the most computationally intense parts of
CNNs. Currently, a common approach to implement convolutional layers is to ex-
pand the image into a column matrix (im2col method) and the convolution kernels
2Source code accessed on January 10, 2021 from gitlab.com/cerlane/SoftPosit.







FIGURE 3.5: Low precision data flow for GEMM function in forward
propagation
Algorithm 1 GEMM function with quire
Require: X ∈ Mn×l , W ∈ Ml×m, in posit format
Ensure: Y = X×W ∈ Mn×m
1: for all i ∈ [0, n] do
2: for all j ∈ [0, m] do
3: q← quire(0) // Quire initialization
4: for all k ∈ [0, l] do
5: q← xi,k · wk,j + q // The result is accumulated, but not rounded
6: end for
7: yi,j ← posit(q) // The operation is rounded here
8: end for
9: end for
into a row matrix. This way, convolutions can be performed as matrix multiplica-
tions. This work exploits this approach to benefit from the quire-based implementa-
tion of GEMM in convolutional layers.
3.4 Experimental results for DNN training and inference
To check the performance of the different numeric formats, training and inference
results for several CNN architectures, datasets, and precision are compared. As
in most Deep Learning (DL) frameworks, training is done under IEEE 754 single-
precision floating-point format, while half-precision floats or 8-bit integers are used
for low precision inference. With regard to the PNS, J. Gustafson recommends the
use of Posit〈32, 2〉 and Posit〈16, 1〉 configurations, arguing that such 16-bit posits
could be used to replace 32-bit floats [4]. Therefore, training CNNs with the afore-
mentioned posit configurations will be compared with the baseline Float 32. Note
that many DL frameworks use by default 32-bit floats for training (some support the
so-called mixed-precision training [23]), while half-precision or 8-bit integers can be
used just for inference (this is the case, for example, of PyTorch or TensorFlow, which
is used in this work). Deep PeNSieve is employed to handle the training process
with posits and TensorFlow for the rest of the formats.
With regard to Posit〈8, 0〉 configuration, no convergence was obtained in the
training experiments. Similar results were obtained in [34]. Without further modifi-
cations on the training flow, such low precision is not suitable for this task. Nonethe-
less, accuracy results when performing post-training quantization from Posit〈32, 2〉
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to Posit〈8, 0〉 (with and without the use of quire and fused operations) are compared
to conventional Float 32-based quantization techniques.
Experiments were run on a computer with an Intel R© CoreTM i7-9700K processor
(3.60 GHz) with 32 GB of RAM.
3.4.1 Benchmarks
To compare the benefit of posits for DL tasks, multiple datasets and CNNs architec-
tures for image classification have been employed.
The datasets used for the training and testing of the different DNNs are the fol-
lowing:
• MNIST: Set of 28 × 28 pixel grayscale images with handwritten digits [25].
The dataset, with 10 categories and 7000 images per category, is divided into
60,000 training images and 10,000 test images.
• Fashion-MNIST: Set of 28 × 28 pixel grayscale images with photographs of
fashion garments [44]. The dataset, with 10 categories and 7000 images per
category, is divided into 60,000 training images and 10,000 test images. This
set, with the same characteristics as MNIST, is considered more difficult than
the previous one.
• SVHN: Set of 32× 32 pixel color images from Google Street View photographs
with house numbers [45]. With a total of 73257 digit images for training and
26032 for test, this dataset, although similar to MNIST, is much more complex
than this one since it deals with real photographs and contains color images
(RGB, 3 channels per image), which increases notably the number of opera-
tions to be carried out.
• CIFAR-10: Set of 32× 32 pixel color images of various objects grouped into 10
different categories, with 6000 images per category [46]. The dataset is divided
into 50,000 training images and 10,000 test images. This set is notably more
complex than the previous ones due to the variability between objects of the
same class.
On the other hand, the CNN architectures to use are the following:
• LeNet-5: Classic convolutional network designed by Lecun et al. [25] to clas-
sify the MNIST dataset. The original structure of this network, depicted in
Figure 3.6, consists of two sets of convolutional and average pooling layers,
followed by a flattening convolutional layer, then two fully-connected layers
and finally a softmax classifier, which makes a total of ∼ 6.2× 104 parameters.
In this case, the average pooling functions will be replaced by max pooling,
and the ReLU function will be used as activation instead of the hyperbolic tan-
gent as in the original article. With this architecture, the training on the MNIST
and Fashion-MNIST datasets will be carried out.
• CifarNet: Convolutional network originally designed to solve the CIFAR-10
classification problem [46]. In this case, a variant of this architecture will be
used, changing the number of feature maps and the size of the pooling filters
as shown in Figure 3.7. This architecture will be used with the SVHN and
CIFAR-10 datasets, and contains ∼ 1.7× 106 parameters.
Table 3.1 summarizes the different datasets, network architectures and training
configurations used for the experiments in this work.
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FIGURE 3.7: CifarNet architecture
TABLE 3.1: DNNs setup
Dataset Architecture Optimizer Batch size Epochs
MNIST LeNet-5 Adam 128 30
Fashion-MNIST LeNet-5 Adam 128 30
SVHN CifarNet Adam 128 30
CIFAR-10 CifarNet Adam 128 30
3.4.2 DNN training results
The aforementioned architectures are implemented and trained with three different
formats: float32 (default precision for training), Posit〈32, 2〉 and Posit〈16, 1〉. No reg-
ularization techniques, such as normalization and dropout, are used in the training
process. Input data are normalized into the range [−1, 1]. Table 3.2 shows compar-
isons among the inference results of standard float32 and posits on different trained
models. As can be seen, models trained with PNS present similar results than the
baseline float32. Moreover, networks employing Posit〈16, 1〉 show higher accuracy
than 32-bit formats, especially for the complex CIFAR-10 dataset, where Top-1 is
more than 4% higher than that obtained with float32. While this is a very significant
improvement, it does not mean yet that posits behave better than floats. For the sake
of completeness, regularization techniques, such as batch normalization or dropout,
should be ported to the PNS as well, although this escapes the scope of this work.
Besides the accuracy, it is important to note the model size reduction of low preci-
sion formats: while 32-bit models require 724 KB and 21 MB when stored on disk for
LeNet-5 and CifarNet, respectively, models on Posit〈16, 1〉 format require just 362
KB and 10.5 MB, respectively. Thus, with the corresponding posit hardware sup-
port the use of 16-bits posits would reduce the memory usage of the NNs, enabling
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training larger models or with larger mini-batches [23].
TABLE 3.2: Accuracy results after the training stage
MNIST Fashion-MNIST SVHN CIFAR-10
Format Top-1 Top-5 Top-1 Top-5 Top-1 Top-5 Top-1 Top-5
Float32 99.17% 100% 89.34% 99.78% 89.32% 98.35% 68.06% 95.15%
Posit〈32, 2〉 99.09% 99.98% 89.90% 99.84% 89.51% 98.36% 69.32% 96.59%
Posit〈16, 1〉 99.18% 100% 90.17% 99.81% 90.90% 98.72% 72.51% 97.40%
For a better understanding of the training process, Figures 3.8, 3.9, 3.10 and
3.11 illustrate it along the different epochs for MNIST, Fashion-MNIST, SVHN and
CIFAR-10 datasets, respectively. The CNNs implemented on the PNS converge in
a similar manner as the floating-point ones. Nonetheless, networks on Posit〈16, 1〉
present lower error throughout training than other formats, which leads to higher




























FIGURE 3.8: Learning process along LeNet-5 training on MNIST
Finally, as mentioned before, there is no dedicated hardware support for the posit
format, and all the posit-based computations must be performed via software emu-
lation. This has a great impact on the execution of the programs, as Table 3.3 illus-
trates. As can be seen, at this moment, posit arithmetic is not competitive against
floating point in terms of computing times and speedup.




























FIGURE 3.9: Learning process along LeNet-5 training on Fashion
MNIST
TABLE 3.3: Training time for each of the models and numeric formats
Time per epoch (HH:MM:SS)
Format MNIST Fashion-MNIST SVHN CIFAR-10
Floating-Point 00 : 00 : 09 00 : 00 : 09 00 : 01 : 58 00 : 01 : 17
Posit 00 : 05 : 35 00 : 05 : 35 06 : 13 : 28 03 : 47 : 26
3.4.3 DNN post-training quantization results
The previously trained models are kept unchanged in order to perform low preci-
sion inference. Then, common NN quantization methods for float32 and Posit〈32, 2〉
models are compared. For the floating-point case, float16 quantization and integer
quantization techniques are employed to obtain models that entirely work in float16
and INT8 formats, respectively. With regard to posits, the 32-bit models have been
quantized to Posit〈8, 0〉, as described in Section 3.3.2. Moreover, this work compares
inference results between naive posit quantization and employing the 8-bit posit
fused dot product approach, which additionally requires changing convolutional
and fully connected layers of the models as in Section 3.3.3.
Table 3.4 shows the inference results for the different post-training quantization
techniques. Note that quantized 16-bit and 8-bit models are, respectively, 1/2 and
1/4 the size of the corresponding original 32-bit models. Results confirm the poten-
tial of conventional quantization techniques. Nevertheless, it is well-known that for




























FIGURE 3.10: Learning process along CifarNet training on SVHN
larger networks such as MobileNet, integer quantization provides higher accuracy
degradation [40]. On the other hand, there is a notable difference in the posits case
between using quire and fused operations or not. Networks using fused dot prod-
uct with quire get much higher accuracy (25% higher top-1 for CIFAR-10) as not
using, and this difference becomes more noticeable with more complex networks. In
the worst case, on CIFAR-10 dataset, accuracy degradation of Posit〈8, 0〉quire is just
0.44% with respect the original 32-bits model, which is more than acceptable.
TABLE 3.4: Post-training quantization accuracy results for the infer-
ence stage
MNIST Fashion-MNIST SVHN CIFAR-10
Format Top-1 Top-5 Top-1 Top-5 Top-1 Top-5 Top-1 Top-5
Float16 99.17% 100% 89.34% 99.78% 89.32% 98.35% 68.05% 96.15%
INT8 99.16% 100% 89.51% 99.79% 89.33% 98.38% 68.15% 96.14%
Posit〈8, 0〉 98.77% 99.99% 88.52% 99.82% 81.31% 97.07% 43.89% 86.49%
Posit〈8, 0〉quire 99.07% 99.99% 89.92% 99.81% 89.13% 98.39% 68.88% 96.47%
The proposed low precision posit approach provides similar results as the widely
used post-training quantization techniques provided by the TensorFlow framework.
Higher accuracy of PNS on Fashion-MNIST and CIFAR-10 datasets might be the
result of the fact that initial models on Posit〈32, 2〉 format present higher results than
corresponding float32 models as well.






























FIGURE 3.11: Learning process along CifarNet training on CIFAR-10

4 | Design and Implementation
of Posit Arithmetic Units1
One of the drawbacks hindering the development of applications in the posit format
is the lack of native hardware support. Furthermore, when conducting experiments
such as those in Section 3.4, the execution time is a highly limiting factor, since it
increases tremendously when simulating all operations via software. The design of
posit arithmetic units is therefore in the spotlight when comparing posit and float
formats, and is the main objective of this Chapter, with a focus on arithmetic-related
optimizations.
As explained in Section 3.1, DNNs mainly require multiplication and addition
operations, and therefore, it makes sense to put more effort into designing such posit
units. In fact, this is the minimum hardware required to perform DNN inference
with posits, since other operations such as comparison (used for example in the
ReLU function) can be performed as in the case of integers, thus using the logic
of an ALU.
Section 4.1 reviews previous work regarding the design of posit arithmetic units.
Section 4.2 presents the proposed designs for posit addition and multiplication algo-
rithms, whose implementation results compared with the state of the art in Section
4.3.
4.1 Related work
Since the appearance of the PNS in 2017, the interest on a hardware implementation
for this format has increased rapidly, and several approaches of hardware imple-
mentations for this arithmetic format have been proposed so far.
An open-source parameterized adder/subtractor was presented in [48], whose
concepts where expanded in [49] to design a parameterized posit multiplier. These
two works did not perform posit rounding, but fraction truncation, and used both
a Leading One Detector (LOD) and a Leading Zero Detector (LZD) to determine
regime value, which results in redundant area. Another parameterized design for
posit arithmetic unit that included adders and multipliers and solved some of the
shortcomings from previous works was presented in [50], where only a LZD was
used at the cost of inverting negative regimes, and results were correctly rounded
using the round to nearest even scheme. The same idea was applied in [51], where
authors expanded their previous works [48], [49] and presented an open-source
posit core generator which included a parameterized divider based on the Newton-
Raphson method. Although that work seems totally parameterized, it does not
1The content of this chapter is originally published in the proceedings of 2020 IEEE International
Symposium on Circuits and Systems (ISCAS 2020) [47]. The manuscript has been reformatted for
inclusion in this MSc thesis.
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support the configurations where es = 0. These configurations are important be-
cause allow to use more fraction bits, and are especially useful for low-precision
arithmetic, and approximate computing approaches, as detailed in Section 2.4. The
previous work [34] proposed the implementation of a generic posit multiplication
algorithm into the open-source FloPoCo framework (version 4.1.2) [52], allowing
to generate parameterized and combinational or pipelined operators in VHDL, and
also including support for es = 0. This work extends the contents of [34] and pro-
poses parameterizable algorithms for posit addition/subtraction and multiplication
of two posit numbers, as well as algorithms for posit decoding and encoding, which
are common stages for all the posit arithmetic operations. These algorithms are in-
tegrated into the FloPoCo framework, version 5.0. Hardware posit operators from
aforementioned works have been written in HDL, but [53] presented a C++ template
compliant with Intel OpenCL SDK that automatically generates and pipelines posit
operations according to bitwidth and exponent size constraints.
It must be noted that since the posit standard [12] includes fused operations such
as the fused dot product, and due to the importance of this operation for matrix cal-
culus, some research and development for this kind of implementations has been
done. Different fused multiply-add (FMA) units for posits are presented in [30],
[54]–[57]. They make use of a quire register to accumulate the partial additions that
are involved in the dot product, so the result is rounded only after the whole com-
putation.
Finally, for the sake of completeness, recently there have been few efforts to in-
tegrate posit arithmetic with RISC-V cores [58]–[60]. RISC-V is an open standard
instruction set architecture (ISA) that can be modified or extended with custom in-
structions for posit arithmetic.
As can be seen, posits are still in development. In terms of delay, area, and power,
the posit arithmetic units are not yet competitive against their floating-point coun-
terparts, and although they have shown some promising improvements in the field
of NNs [17] there is still some debate about their real improvement [16].
4.2 Design of posit functional units
At hardware level, posits were designed to be “hardware friendly”, i.e., to have sim-
ilar (and even simpler) circuitry to existing floating-point units. The main encoding
difference between float and posit formats is the fact that the second one includes
the regime, which is a run-time varying scaling component. As will be shown in this
Section, that is the main design challenge for posit units.
The computation flow for posit numbers, which is illustrated in Figure 4.1, is
exactly the same as for floats. The fields of the operands must be decoded before
performing the operation, and the result must be rounded and encoded into the
same format.
4.2.1 Posit data extraction
Due to the variable-length fields of the posit format, the operand fields decoding
flow slightly differs from the analogous stage for IEEE 754 numbers. The proposed
posit decoding process (see Algorithm 2) first extracts the sign bit (MSB) and detects
zero and NaR special cases by checking if remaining n− 1 bits are all 0. In case the
input posit value is negative, the algorithm takes its absolute value via 2’s comple-
ment, simplifying the data extraction process and future operations such as addition









FIGURE 4.1: Generic computation flow for posits
of two posits. Then, the regime is computed and shifted-out and, afterwards, the ex-
ponent bits (if any) and fraction fields are effortlessly extracted. The main difference
between the proposed posit decoder and previous implementations is the use of a
Leading Zero or One Counter with integrated shifter (LZOC+Shift) instead of using
separate detectors for decoding both positive and negative regimes [48], [49], [57]
or using a single detector but always modifying the operand to deal with the same
regime sign [34], [50], [51], [53] and then shifting out the regime. This approach sim-
plifies the datapath substantially. Furthermore, the computed absolute value of the
posit is not discarded, since it might be useful for operations such as the addition of
two posits.
Algorithm 2 Posit data extraction
Require: X ∈ Posit〈n, es〉
Ensure: X = (−1)sign ∗ (22es)reg ∗ 2exp ∗ f rac
1: sign← X[n− 1]
2: nzero ← OR(X[n− 2 : 0]) // Reduction OR
3: z← ¬(sign ∨ nzero)
4: in f ← sign ∧ ¬(nzero)
5: twos← ({n− 1{sign}} ⊕ in[n− 2 : 0]) + sign
6: rc← twos[n− 2] // Regime sign
7: shi f ted, count← LZOC+Shift(twos, rc)
8: exp← shi f ted[MSB− 2 : MSB− es− 1]
9: f rac← {nzero, shi f ted[MSB− es− 2 : MSB− es− f racsize − 1]}
10: if rc == 0 then
11: reg← −{0, count}
12: else
13: reg← {0, count− 1}
14: end if
15: return sign, reg, exp, f rac, z, in f , twos
4.2.2 Posit data encoding and rounding
The pseudocode of posit output process is presented in Algorithm 3. Firstly, the
scaling factor is split into exponent and regime. The latter is converted to positive
to detect the overflow exception and aid the final regime encoding, which is done
by right-shifting the exponent and fraction according to the sign of regime. Posits,
same as IEEE 754 floats, follow round-to-nearest-even scheme. Therefore, the LSB,
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Guard (G), Round (R) and Sticky (S) must be computed to perform a correct un-
biased rounding. Finally, the result is obtained considering the final sign bit and
special cases.
Algorithm 3 Posit data encoding
Require: sign, s f , norm f , in f , z fields of R ∈ Posit〈n, es〉
Ensure: R ∈ Posit〈n, es〉 and is correctly rounded
1: expF ← s f [es− 1 : 0]
2: regF ← s f [MSB− 1 : es]
3: rc← s f [MSB− 1]
4: if rc == 1 then
5: regF ← −regF // Get regime’s absolute value
6: end if
7: if regF > n− 2 then
8: regF ← n− 2 // Regime overflow
9: end if
10: if rc == 1 then
11: inshi f t ← {0, 1, expF, norm f }
12: o f f set← regF − 1
13: else
14: inshi f t ← {1, 0, expF, norm f }
15: o f f set← regF
16: end if
17: anssh f ← inshi f t  (o f f set,¬rc)
18: anstmp ← anssh f [MSB− 1 : MSB− (n− 1)]
19: LSB, G, R← anssh f [MSB− (n− 1) : MSB− (n + 1)]
20: S← OR(anssh f [MSB− (n + 2) : 0])
21: round← G ∧ (LSB ∨ R ∨ S)
22: if sign == 1 then
23: result← {1,−(anstmp + round)}
24: else
25: result← {0, (anstmp + round)}
26: end if
27: if in f == 1 then
28: R← {1, {n− 1{0}}}






4.2.3 Posit adder/subtractor core
The addition of two posits is similar to how it is performed in the IEEE 754 format
(see Algorithm 4). Firstly, the larger and smaller operands are detected. Note that
this posit comparison can be done as integers [4]. The fraction of the smaller oper-
and is right shifted (according to the difference of scaling factors of both operands)
before being added/subtracted to the largest one. Then, the leading zeros from the
resulting fraction are shifted out to get a normalized field. The final sign and scaling
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factor are taken from the larger operand, subtracting the number of leading zeros
from the fraction and adding one in case it is overflowed; therefore, the regime over-
flow may only occur when es = 0, and logic from encoding stage can be reduced
under this consideration. Note that since operands are previously decoded, sub-
traction operation just differs on flipping a sign bit before performing the addition
flow.
Algorithm 4 Posit addition
Require: X, Y ∈ Posit〈n, es〉
Ensure: R = X + Y
1: signX, kX, eX, fX, in fX, absX ← Decoder(X)
2: signY, kY, eY, fY, in fY, absY ← Decoder(Y)
3: OP← signX ⊕ signY
4: in f ← in fX ∨ in fY
5: s fX ← {kX, eX}
6: s fY ← {kY, eY}
7: if absX > absY then
8: signL, s fL, fL ← signX, s fX, fX
9: s fS, fS ← s fY, fY
10: else
11: signL, s fL, fL ← signY, s fY, fY
12: s fS, fS ← s fX, fX
13: end if
14: o f f set← |s fX − s fY|
15: fS ← fS  o f f set
16: if OP == 1 then
17: fadd ← fL − fS
18: else
19: fadd ← fL + fS
20: end if
21: ov f f ← fadd[MSB− 1]
22: norm f , lzCount← LZC+Shift( fadd) // Normalize
23: s fadd ← s fL + ov f f − lzCount
24: R← Encoder(signL, s fadd, norm f , in f )
25: return R
4.2.4 Posit multiplier core
The posit multiplication process is detailed in Algorithm 5. It starts by detecting the
output sign and corner cases. Computing the resulting fraction requires an integer
multiplier whose inputs have a bitwidth of f racsize = n− es− 2 bits. The resulting
scaling factor is obtained by adding both operand scales, plus the possible fraction
overflow. In this case, this field has to be normalized shifting one bit to the right.
4.3 Evaluation of hardware implementation
The proposed designs have been implemented into FloPoCo, an open-source C++
framework for the generation of arithmetic datapaths that provides a command-line
interface that inputs operator specifications and outputs synthesizable VHDL [52].
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Algorithm 5 Posit multiplication
Require: X, Y ∈ Posit〈n, es〉
Ensure: R = X ∗Y
1: signX, kX, eX, fX, zX, in fX ← Decoder(X)
2: signY, kY, eY, fY, zY, in fY ← Decoder(Y)
3: sign← signX ⊕ signY
4: z← zX ∨ zY
5: in f ← in fX ∨ in fY
6: s fX ← {kX, eX}
7: s fY ← {kY, eY}
8: fmult ← fX ∗ fY
9: ov f f ← fmult[MSB− 1]
10: if ov f f == 1 then
11: norm f ← {0, fmult}
12: else
13: norm f ← { fmult, 0}
14: end if
15: s fmult ← s fX + s fY + ov f f
16: R← Encoder(sign, s fmult, norm f , in f , z)
17: return R
This tool allows operators to be automatically generated with the specified param-
eters and, therefore, to obtain posit operators for arbitrary values of 〈n, es〉 with the
same base design. Figure 4.2 describes this VHDL generation flow2. The construc-
tor method of each Operator (every datapath in the design inherits this class) places
combinatorial VHDL code in the vhdl stream. It also builds up pipeline information,
according to the specified frequency. Then the outputVHDL() method combines the
VHDL stream and the pipeline information to form the VHDL code of the pipelined
datapath. It also declares all the needed VHDL signals, entities, components, etc,
so that a designer only has to focus on the architectural part of the VHDL code.
The proposed addition and multiplication designs, which include support for cor-
rect rounding, has been made integrated in the official FloPoCo git repository, and
the generated VHDL instances are publicly available to facilitate its use and dis-
semination. Simulations with extensive testing vectors are performed to verify the
functionality of the proposed designs. These testing vectors have been generated
with the SoftPosit reference library.
To evaluate the impact of proposed designs in terms of hardware resources, posit
operators with standard configurations, this is 〈8, 0〉, 〈16, 1〉 and 〈32, 2〉, have been
generated with FloPoCo and synthesized using Synopsys Design Compiler with a 45
nm target-library and without placing any timing constraint. These operators have
been compared with the state-of-the-art designs from Posit-HDL-Arithmetic [49]3
and PACoGen [51]4, which are open-source and publicly available under the BSD
3-Clause License. Unfortunately, those designs are limited to generate operators
with es > 0, and no automatic pipeline is allowed. The former of these drawbacks
is solved in the proposed designs, while FloPoCo, which can automatically gener-
ate pipelined operators for any given frequency, solves the latter. Thus, to have
a fair comparison with previous works, combinational operators with es = 2 are
2Source [52].
3Source code accessed on January 10, 2021 from github.com/manish-kj/Posit-HDL-Arithmetic.
4Source code accessed on January 10, 2021 from github.com/manish-kj/PACoGen.
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FIGURE 4.2: FloPoCo VHDL generation flow
generated (similar results are obtained for different es values). Besides this, floating-
point addition and multiplication units have been generated for half (float16) and
single (float32) precision with FloPoCo. However, it is important to mention that
the floating-point designs provided by this tool do not include support for denor-
malized numbers or full exception handling, and thus, use less resources compared
with a fully IEEE 754 compliant implementation. Nevertheless, this will be enough
to have a reference between the posit operators and their floating-point analogs.
Standard cell synthesis results for area, delay, power and energy consumption of
posit adders and multipliers are compared graphically in Figures 4.3 and 4.4, respec-
tively. As can be seen, the proposed designs provide an overall reduction of area and
power with respect previous implementations. With respect to the datapath delay
of the operators, while the multiplier gets similar results as PACoGen (but worse
than Posit-HDL), the proposed adder worsens in this respect compared to previous
work. Despite this, energy consumption, which is the power–delay product, is in
both cases lower for the proposed operators than for those from PACoGen, being
very similar to that obtained with the Posit-HDL operators. However, it is impor-
tant to recall that operators from Posit-HDL perform fraction truncation instead of
proper rounding. This reduces logic (and therefore circuit area) in the encoding
stage, as can be appreciated in Figures 4.3 and 4.4 when comparing operators from
this generator against those from PACoGen. Finally, with respect to the floating-
point operators, the results show that posit arithmetic units are still far from being
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competitive in comparison with floating-point units. However, it is important to re-
call that while arithmetic units for floats have been optimized through decades of
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FIGURE 4.3: Posit〈n, 2〉 and floating-point adder implementation re-
sults
For a more detailed comparison, Table 4.1 presents some metrics about the im-
provement of the proposed work with respect to the PACoGen core generator, which
provides same results due to correct posit rounding. Positive values stand for reduc-
tion, while negative percentages indicate the augmentation of resources concerning
the previous work. The improvements in terms of area and power savings are quite
remarkable, especially for the adder unit, which archives reductions of more than
30% in average. Delay metrics perfectly reflect what was mentioned previously. In
the case of multipliers, both designs obtain similar results (in fact, the mean im-
provement is 0%), while the proposed adder obtains higher delay that the baseline
operator (as indicated by the negative reduction values).
TABLE 4.1: Hardware resource reduction of the proposed work with
respect to PACoGen
Posit Adder Posit Multiplier
Resource Min Max Mean Min Max Mean
Area 33.59% 47.59% 37.07% 21.12% 50.86% 32.76%
Delay −24.93% −1.09% −12.59% −9.0% 14.20% 0%
Power 26.92% 50.23% 32.71% 16.15% 56.80% 29.33%
Energy 8.80% 47.56% 23.37% 10.76% 59.93% 28.92%




































Posit-HDL PACoGen Proposed Float16 Float32
FIGURE 4.4: Posit〈n, 2〉 and floating-point multiplier implementation
results
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5.1 Conclusions
For more than thirty years, the IEEE 754 has been the standard for floating-point
arithmetic, used in all kinds of scientific applications in computer systems. None-
theless, the recently introduced posit arithmetic is seen as a direct alternative to the
now ubiquitous IEEE standard. Its use in the field of deep learning has been studied
throughout this MSc thesis.
The recent advances on DNNs throughout the last decade have made them crit-
ical for many AI applications, including computer vision, speech recognition, and
robotics, and providing even better performance than human being in many situa-
tions. However, while DNNs can deliver this outstanding accuracy, it comes at the
cost of high computational complexity. In this area, posits are presented as ideal
candidates to replace floats, providing the same precision with a smaller bitwidth.
Chapter 3 presented Deep PeNSieve, a framework for performing both training and
inference on DNNs entirely using the PNS. It allows training with Posit〈32, 2〉 and
Posit〈16, 1〉, as well as performing post-quantization to Posit〈8, 0〉 with the support
of the quire and the fused dot product. The major novelty of this work relies on
performing the whole training with posits and evaluating this on CNNs, outper-
forming the state-of-the-art approaches, which only achieved training on smaller
feedforward networks or with floating-point pre-training.
Due to the short life of posits, the design of arithmetic units for this format is still
at an early stage of development. To date, few such designs have been proposed,
even less open-source. Therefore, in Chapter 4 two parameterized algorithms for
performing addition and multiplication of two posit numbers have been presented.
Such algorithms have been integrated into the FloPoCo framework in order to obtain
synthesizable VHDL code for any bitwidth (n) and exponent size (es) configuration.
Results show a great improvement in terms of area, power and energy with respect
to the state-of-the-art works.
All the presented work is open-source:
• Chapter 3: the deep learning framework based on the posit number system,
Deep PeNSieve, is available at github.com/RaulMurillo/deep-pensieve
• Chapter 4: the parametric designs of posit operators are integrated in the
posit_utils branch of the FloPoCo project (gitlab.inria.fr/fdupont/flopoco),
and some VHDL instances can be found at github.com/RaulMurillo/Flo-Posit
5.2 Future work
Posit arithmetic is a relatively new topic in Computer Arithmetic, and there is still
many different adaptations, tests, and experiments that can be done in the future to
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get a deeper understanding of this novel format. In particular, this Master’s thesis
has been mainly focused on the use of posit arithmetic in DNNs, and the following
ideas are proposed to continue with this research line:
• Optimizations in the posit library. As evidenced in Chapter 3, software em-
ulation of posit datatype increases tremendously the execution time of appli-
cations, in comparison with floating-point format. In fact, the deep learning
models trained in this work are not as big as the current state of the art mod-
els, such as MobileNet, VGG, GoogLeNet, ResNet, etc. [5]. Improving the
proposed software library could reduce DNN training time, allowing experi-
mentation with deeper DNN architectures and more complex datasets.
• Mixed precision training. The results obtained in this work show that posit-
based DNNs can be trained not only with 32-bit posits, but with just 16 bits
while obtaining similar accuracy as with standard single-precision floating-
point. In addition, trained models can be quantized to Posit〈8, 0〉 to perform
inference (with the use of quire for GEMM operations) with insignificant ac-
curacy degradation. Recent works [24] propose training DNNs using 8-bit
floats for inference (with 32-bit accumulators for GEMM operations) and 16-
bits floats for the backward weight update. This approach could be easily ap-
plied with posits, exploring the use of multiple precision and es values for the
different training phases.
• Use of approximate posit operators. Machine learning, and in particular deep
learning, are domains whose applications are error-tolerant. These kind of ap-
plications are a common target for approximate computing techniques, which
reduce the accuracy of the results in pursuit of higher performance and less
computing time [21]. As shown in Chapter 2, posits are able to approximate
multiple functions (some of them frequently used in DNNs). The implementa-
tion of such functions, as well as other approximate units, such as multipliers,
could be explored as a continuation of current work.
• Designing a posit FMA operator. Although the posit arithmetic units pre-
sented in Chapter 4 could be enough for deploying a posit-based DNN for
inference into a hardware platform, such as an FPGA, it would be desirable to
perform low precision inference, as well as training, on a hardware accelera-
tor. For this purpose, the next step would be to design a posit unit for FMA.
With this arithmetic unit, it would be possible not only to replicate the low
precision inference experiments of this work, but to implement algorithms for
more complex functions such as division and square root (using the Newton-
Raphson method) that are used in the training stage of DNNs.
• Development of a hardware accelerator for posit-based DNNs. The posit
arithmetic units, together with the DNN framework proposed in this work,
could be integrated in a single platform that generates the necessary hardware
and software interfaces to deploy posit-based DNNs on FPGAs. As recent
works show [58]–[60], this hardware accelerator could be based on RISC-V
cores.
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